fix SSE4.2 usz=64 build

This commit is contained in:
dzaima 2023-11-13 23:28:30 +02:00
parent 59208af520
commit 46e8ed1a3f

View File

@ -613,7 +613,7 @@ def try_vec_memb{T, hash, sz, sh, maxh, has_maxh, swap, rp, fp, n, done
# sz==1<<sh, so when i>=sz the above overflows
# And we have to handle maxh specially anyway
def mx{i,h} = { max_off = max{max_off, i-h>>sh} }
i:T=sz; h:T=i; while ((h=load{hash,i})<maxh) { mx{i,h}; ++i }
i:=cast_i{T,sz}; h:T=i; while ((h=load{hash,i})<maxh) { mx{i,h}; ++i }
if (has_maxh) mx{i,maxh}
vswap := base{256,vl**1} * promote{T,swap}